A comprehensive full-scale 3D simulation study of statistical variability and reliability in emerging, scaled FinFETs on SOI substrate with gate-lengths of 20nm, 14nm and 10nm and low channel doping is presented. Excellent electrostatic integrity and resulting tolerance to low channel doping are perceived as the main FinFET advantages, resulting in a dramatic reduction of statistical variability due to random discrete dopants (RDD). It is found that line edge roughness (LER), metal gate granularity (MGG) and interface trapped charges (ITC) dominate the parameter fluctuations with different distribution features, while RDD may result in relatively rare but significant changes in the device characteristics.
Introduction
The statistical variability and reliability introduced by RDD, LER, MGG, and random ITC in nanoscale MOSFETs is becoming one of the major concerns for CMOS scaling and integration [1] [2] . The 3D FinFET architecture, adopted by Intel in the upcoming 22nm generation, which tolerates low channel doping is, in part, a response to the requirement for reducing the statistical variability in nanoscale transistors [3] [4] . This paper presents a comprehensive study of the statistical variability and reliability in scaled FinFETs featuring all relevant variability sources.
Devices and Simulation Methodology
The structure of the simulated FinFETs, fabricated on a SOI substrate, is schematically illustrated in Fig.1 . Relatively thin buried oxide (BOX) and high substrate doping are chosen to decouple drain-induced fringing fields and achieve optimal electrostatic integrity and short-channel effects [5] . The device parameters listed in Table 1 follow the ITRS 2010 recommendations, with slightly more conservative scaling of EOT and supply voltage. The design of the nominal devices with stress enhancement demonstrates excellent electrostatics and short channel effects (SCE) while achieving the desirable drive currents. The GSS 'atomistic' simulator GARAND is employed to investigate the statistical variability and reliability [6] , illustrated by an example in Fig. 2 . Variability sources including random discrete dopants (RDD), gate edge roughness (GER), fin edge roughness (FER), metal gate granularity (MGG), and interface trapped charge (ITC) are simulated, individually and in combination. The random dopants are introduced based on the nominal local doping concentration. LER is obtained from Fourier synthesis with Gaussian autocorrelation, parameterised by correlation length (30nm) and root mean square (RMS) varied in the simulations [7] . TiN gate metal grains are assumed to have two different possible crystalline orientations with different workfunctions spanning 0.2V and having 40% and 60% probability of occurrence [1] . Ensembles of 1000 devices are used to minimise statistical error.
Statistical Variability
Full electrical transfer characteristics are simulated and the corresponding figures of merit are extracted and analysed. A combined variability case is demonstrated in Fig. 3 for a 10nm gate-length FinFET, illustrating the variation in transfer characteristics compared to the nominal design. The distributions of threshold-voltage (V T ) in the three FinFET designs show that the overall V T variability is dramatically reduced compared to planar bulk MOSFETs [1] [2], but the new variability source, fin-edge roughness, contributes considerable variability. Another dominant source is MGG, while RDD effects are significantly supressed (Fig. 4) due to the lack of channel doping. The V T spread increases with the gate area reduction for the scaled FinFET.
The normal Q-Q test on the V T distribution due to RDD in Fig. 5(a) shows that it closely follows a Gaussian distribution. The additional simulations show that source/ drain resistance variation due to doping fluctuations dominates the RDD variability due to the absence of channel doping. However, a single dopant rarely but possibly located in the channel can dramatically reshape the distribution tails. Observed in two extreme cases of the 14nm FinFET in Fig.  5(b) , one donor in the channel can pull down the left tail of the distribution and one accepter can elevate the right tail. The LER effects are shown in Figures 6 and 7. Compared to that due to FER, GER produces a skewed V T distribution with a prolonged left tail, especially in the 10nm FinFET due to stronger SCE. However, for thin fin width, the FER can also produce a skewed distribution. Different asymmetrical sensitivity of V T to the changes in gate-length and fin-width, as shown in Fig. 8 , is the reason for the observed behaviour. In addition, the threshold-voltage is more sensitive to finwidth variation compared to gate-length, causing larger FER variability than GER. The asymmetrical distribution in 10nm FinFETs due to FER is caused by the dramatically reduced current density inside the channel due to quantum
IEDM11-103 978-1-4577-0505-2/11/$26.00 ©2011 IEEE confinement, demonstrated in Fig. 9 . TiN MGG can cause a bounded, dual-peaked V T distribution ( Fig. 10 ) when metalgrain size is comparable to gate dimensions although it approximates to a Gaussian distribution with small metal grain sizes, as shown in Fig. 11 . In general, the V T variability increases with the reduction in size of FinFETs while the MGG and FER are dominant sources in all three FinFETs (Fig. 12) . The standard deviation of threshold-voltage can reach up to 31.5mV, 41.5mV and 51.3mV for 20nm, 14nm and 10nm gate-length FinFETs with all variability sources combined. This overall variation of device performance depends on the variability-source parameters. From Fig. 13 σV T is linearly proportional to the RMS (Δ) of the LER. Combined with the observations from Fig.8 , LER-induced variability is proportional to LER magnitude and sensitivity. However, similar to MGG in bulk transistors, the linear proportionality does not hold true with large metal grains.
The on-current (I ON ) variation has different distribution features in Fig. 14 . FER introduces the largest I ON variability since FER does not just affect the channel but also the source/drain resistances, while RDD together with MGG also contribute considerably. Meanwhile MGG has the strongest correlation between I ON and V T variations, but the I ON with combined sources stays less correlated with V T , which means I ON is also statistically important ( Table 2 ). The draininduced barrier lowering (DIBL) correlations with V T due to two dominant variability sources, FER and MGG, are different (Fig. 15) . The DIBL has strong negative correlations with both linear and saturation threshold voltages in the presence of FER, since fin-width thinning can lead to higher threshold-voltage (both for saturation and linear) and better short-channel effects. In the presence of MGG, the drain field lowers the drain-end channel barrier, which is subject to surface potential variation, and therefore DIBL exhibits large variation.
Statistical Reliability
Random trapped charges at the gate oxide/fin interface in FinFETs subjected to NBTI/PBTI degradation demonstrate the statistical aspect of reliability. As an example showing trapped charges in the 3D FinFET in Fig. 16(a) , traps can significantly reduce the current nearby, and even block the current in the thin fin when two or more traps are coincidentally located on opposite sides, as demonstrated in Fig. 16(b) . The electron and current distributions inside the fin, due to the confining oxide barrier on all four sides, are centralised away from the interfaces. A fixed interface trap charge locally lowers the electrostatic potential, reducing the electron density nearby, further confining the carriers in the channel. Fig. 17 shows the distribution of V T -shift due to extra traps. For any given device, V T increases with a magnitude depending on the number and location of the trapped charges. With nominal trap density 1×10 11 cm -2 in the 20nm FinFET there is, on average, only one trapped charge, which can lead to V T random telegraph signal (RTS) of several millivolts. However, a large V T -shift in the distribution tail is observed, demonstrating that multitrapping RTS occurs [8] . A simple model, Δ / , assumes that interface charges (and/or oxide charges close to the oxide/fin interface) cause a flat-band voltage change. Due to multi-gate control the average V T shift is less than the modelled shift (Fig. 18) . The average shift is linearly proportional to the average trap density as expected, but the magnitude is reduced because of the enhanced capacitance. The location of individual traps, for the same number of traps, can affect the overall V T variability (Fig 19) . This variation is especially prominent if the number of traps is around the average. Combining two facts from Fig. 18 and 19, σV T more or less follows the modelled qt ox N it (ε ox WL ) assuming the number of traps follows a Poisson distribution [9] in Fig. 20 . Placement of random traps to overall variability.
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